

# S7CAS-PLEIADES-CARTE-MERE

## Pleiades

01

Revision 1.00


Date : 13/01/2026

| Revision history |  |
|------------------|--|
|                  |  |
|                  |  |
|                  |  |
|                  |  |
|                  |  |
|                  |  |
|                  |  |


| Package size conversion |          |
|-------------------------|----------|
| Metric                  | Imperial |
| 1005                    | 0402     |
| 1608                    | 0603     |
| 2012                    | 0805     |
| 3216                    | 1206     |
| 3225                    | 1210     |
| 6432                    | 2512     |



|                                            |         |                                                                               |          |
|--------------------------------------------|---------|-------------------------------------------------------------------------------|----------|
| Project Title                              |         |                                                                               |          |
| S7CAS-PLEIADES-CARTE-MERE                  |         |                                                                               |          |
| Global Project                             |         |                                                                               |          |
| Pleiades                                   |         |                                                                               |          |
| Size                                       | Group   |                                                                               | Revision |
| 11x17                                      | 01      |                                                                               | 1.00     |
| Date                                       | Sheet   |                                                                               |          |
| 13/01/2026                                 | 1 of 17 |                                                                               |          |
| Filename                                   |         | Designers                                                                     |          |
| S7CAS-PLEIADES-CARTE-MERE_P01_TITLE.SchDoc |         | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |          |





|                                            |            |                                                                               |         |
|--------------------------------------------|------------|-------------------------------------------------------------------------------|---------|
| Sheet Name                                 |            | POWER TREE                                                                    |         |
| Project Title                              |            | S7CAS-PLEIADES-CARTE-MERE                                                     |         |
| Global Project                             |            | Pleiades                                                                      |         |
| Size                                       | Group      | Revision                                                                      |         |
| 11x17                                      | 01         | 1.00                                                                          |         |
| Date                                       | 13/01/2026 | Sheet                                                                         | 2 of 17 |
| Filename                                   |            | Designers                                                                     |         |
| S7CAS-PLEIADES-CARTE-MERE_P01_POWER.SchDoc |            | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |         |



|                                           |            |                                                                               |         |
|-------------------------------------------|------------|-------------------------------------------------------------------------------|---------|
| Sheet Name                                |            | ALIM                                                                          |         |
| Project Title                             |            | S7CAS-PLEIADES-CARTE-MERE                                                     |         |
| Global Project                            |            | Pleiades                                                                      |         |
| Size                                      | Group      | Revision                                                                      |         |
| 11x17                                     | 01         | 1.00                                                                          |         |
| Date                                      | 13/01/2026 | Sheet                                                                         | 3 of 17 |
| Filename                                  |            | Designers                                                                     |         |
| S7CAS-PLEIADES-CARTE-MERE_P01_ALIM.SchDoc |            | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |         |


CLOCK




- Quand tu es en LVDS faut que branche le SEC à une résistance (CLOCK BUFFER CLOCKS DESIGN GUIDELINES - UNUSED PINS.pdf)
- CAN et CNA pas fait pour la pair différentiel puisqu'elle est directement dans le CAN et CNA

|                                            |            |  |                                                                               |   |       |
|--------------------------------------------|------------|--|-------------------------------------------------------------------------------|---|-------|
| Sheet Name                                 |            |  | CLOCK                                                                         |   |       |
| Project Title                              |            |  | S7CAS-PLEIADES-CARTE-MERE                                                     |   |       |
| Global Project                             |            |  | Pleiades                                                                      |   |       |
| Size                                       | Group      |  | Revision                                                                      |   |       |
| 11x17                                      | 01         |  | 1.00                                                                          |   |       |
| Date                                       | 13/01/2026 |  | Sheet                                                                         | 4 | of 17 |
| Filename                                   |            |  | Designers                                                                     |   |       |
| S7CAS-PLEIADES-CARTE-MERE_P01_CLOCK.SchDoc |            |  | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |   |       |


ETHERNET  
ALIMENTATION




DECOUPLAGE




ETHERNET - PHY - KSZ8091MNXCA.pdf




OSCILLI




DECOUPLAGE




ISO




CONNECTEUR



ESD






| TIA 568A |                   |  |        |
|----------|-------------------|--|--------|
| Pin #    | Wire Color Legend |  | Signal |
| 1        | White/Green       |  | TX+    |
| 2        | Green             |  | TX-    |
| 3        | White/Orange      |  | RX+    |
| 4        | Blue              |  | TRD2+  |
| 5        | White/Blue        |  | TRD2-  |
| 6        | Orange            |  | RX-    |
| 7        | White/Brown       |  | TRD3+  |
| 8        | Brown             |  | TRD3-  |




-Isolation du ETHERNET 1.5kV  
-Ajout d'un condensateur de 1.5kV  
-Ligne de transmission de 50R  
-TX et RX voir le référence design pourquoi c'est ligne de transmission sans différentiel

|                           |                                               |          |                                                                                            |
|---------------------------|-----------------------------------------------|----------|--------------------------------------------------------------------------------------------|
| Sheet Name                |                                               |          |                                                                                            |
| ETHERNET                  |                                               |          |                                                                                            |
| Project Title             |                                               |          |                                                                                            |
| S7CAS-PLEIADES-CARTE-MERE |                                               |          |                                                                                            |
| Global Project            |                                               |          |                                                                                            |
| Pleiades                  |                                               |          |                                                                                            |
| Size                      | Group                                         | Revision |                                                                                            |
| 11x17                     |                                               | 01 1.00  |                                                                                            |
| Date                      | 13/01/2026                                    |          | Sheet 5 of 17                                                                              |
| Filename                  | S7CAS-PLEIADES-CARTE-MERE_P01_ETHERNET.SchDoc |          | Designers<br>Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |



CNA (DAC)



DECOUPLAGE AMPLI



DECOUPLAGE CNA







-200mbit/s en DDR LVDS  
-Toute les données vont sur la BANK 1  
-Toute le control sur bank 4  
- Ampli-op aimerait un gain de 2 avec 1V à la sortie, il faut donc 0.5V en entree  
-DAC sortie au maximum c'est 20mA, donc avec le 25ohms c'est 0.5V  
-On réussi à avoir 1V à la sortie  
-5ohms à la sortie à 40MHz donc 45ohms pour adapter  
-Filtre passe bas de deuxième ordre (0 à 40MHz), point de coupure 45MHz = L et C  
-Receiver Differential impedance 80 to 120ohms

|                                          |            |                                                                               |         |
|------------------------------------------|------------|-------------------------------------------------------------------------------|---------|
| Sheet Name                               |            | CNA                                                                           |         |
| Project Title                            |            | S7CAS-PLEIADES-CARTE-MERE                                                     |         |
| Global Project                           |            | Pleiades                                                                      |         |
| Size                                     | Group      | Revision                                                                      |         |
| 11x17                                    | 01         | 1.00                                                                          |         |
| Date                                     | 13/01/2026 | Sheet                                                                         | 6 of 17 |
| Filename                                 |            | Designers                                                                     |         |
| S7CAS-PLEIADES-CARTE-MERE_P01_CNA.SchDoc |            | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |         |



OPAMP - ADA4927-1\_ADA4927-2.pdf  
P.20




- Choix de OP-AMP pour isolé et pour passer d'analog a digital
- Toute les données vont sur la BANK 1
- Toute le control sur bank 4
- Nous avons pris uniquement AMPLI-OP puisque transfo bloque le DC et on a une composante DC




|                                          |            |          |                                                                               |    |    |
|------------------------------------------|------------|----------|-------------------------------------------------------------------------------|----|----|
| Sheet Name                               |            |          | CAN                                                                           |    |    |
| Project Title                            |            |          | S7CAS-PLEIADES-CARTE-MERE                                                     |    |    |
| Global Project                           |            |          | Pleiades                                                                      |    |    |
| Size                                     | Group      | Revision |                                                                               |    |    |
| 11x17                                    | 01         | 1.00     |                                                                               |    |    |
| Date                                     | 13/01/2026 | Sheet    | 7                                                                             | of | 17 |
| Filename                                 |            |          | Designers                                                                     |    |    |
| S7CAS-PLEIADES-CARTE-MERE_P01_CAN.SchDoc |            |          | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |    |    |

## FPGA



## DECOUPLAGE



## DECOUPLAGE



## ALIM DDR3





- Ligne de transmission de 40R
- Resistance parallèle sur la ligne de transmission de 40.2Ohms
- Clock en pair différentiel 80R
- Découplage il y a 18 pins donc on peut en mettre 18 condensateurs
- Dans un cours on s'est fait dire que c'est un condensateur par résistance de VTT

|                                           |            |  |                                                                               |      |    |
|-------------------------------------------|------------|--|-------------------------------------------------------------------------------|------|----|
| Sheet Name                                |            |  | DDR3                                                                          |      |    |
| Project Title                             |            |  | S7CAS-PLEIADES-CARTE-MERE                                                     |      |    |
| Global Project                            |            |  | Pleiades                                                                      |      |    |
| Size                                      | Group      |  | Revision                                                                      |      |    |
| 11x17                                     | 01         |  | 1.00                                                                          |      |    |
| Date                                      | 13/01/2026 |  | Sheet                                                                         | 8 of | 17 |
| Filename                                  |            |  | Designers                                                                     |      |    |
| S7CAS-PLEIADES-CARTE-MERE_P01_DDR3.SchDoc |            |  | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |      |    |








# MOTOR




- Tous sur la BANK1
- ISENS =  $1.65 / (8 \times 1,9A) = 0,108 \text{ Ohms}$

|                                             |            |  |                           |                                                                               |       |
|---------------------------------------------|------------|--|---------------------------|-------------------------------------------------------------------------------|-------|
| Sheet Name                                  |            |  | MOTORS                    |                                                                               |       |
| Project Title                               |            |  | S7CAS-PLEIADES-CARTE-MERE |                                                                               |       |
| Global Project                              |            |  | Pleiades                  |                                                                               |       |
| Size                                        | Group      |  |                           | Revision                                                                      |       |
| 11x17                                       | 01         |  |                           | 1.00                                                                          |       |
| Date                                        | 13/01/2026 |  | Sheet                     | 9                                                                             | of 17 |
| Filename                                    |            |  |                           | Designers                                                                     |       |
| S7CAS-PLEIADES-CARTE-MERE_P01_MOTORS.SchDoc |            |  |                           | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |       |




|                                         |            |  |                                                                               |    |       |
|-----------------------------------------|------------|--|-------------------------------------------------------------------------------|----|-------|
| Sheet Name                              |            |  | IO                                                                            |    |       |
| Project Title                           |            |  | S7CAS-PLEIADES-CARTE-MERE                                                     |    |       |
| Global Project                          |            |  | Pleiades                                                                      |    |       |
| Size                                    | Group      |  | Revision                                                                      |    |       |
| 11x17                                   | 01         |  | 1.00                                                                          |    |       |
| Date                                    | 13/01/2026 |  | Sheet                                                                         | 10 | of 17 |
| Filename                                |            |  | Designers                                                                     |    |       |
| S7CAS-PLEIADES-CARTE-MERE_P01_IO.SchDoc |            |  | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |    |       |

FPGA



-LVDS seulement sur BANK0 et BANK2  
-Toute les CAN et CNA sont mit sur cette BANK

|                                                 |            |  |                           |                                                                               |       |
|-------------------------------------------------|------------|--|---------------------------|-------------------------------------------------------------------------------|-------|
| Sheet Name                                      |            |  | FPGA - BANK 0             |                                                                               |       |
| Project Title                                   |            |  | S7CAS-PLEIADES-CARTE-MERE |                                                                               |       |
| Global Project                                  |            |  | Pleiades                  |                                                                               |       |
| Size                                            | Group      |  |                           | Revision                                                                      |       |
| 11x17                                           | 01         |  |                           | 1.00                                                                          |       |
| Date                                            | 13/01/2026 |  | Sheet                     | 11                                                                            | of 17 |
| Filename                                        |            |  |                           | Designers                                                                     |       |
| S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK0.SchDoc |            |  |                           | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |       |



Sheet Name

FPGA - BANK 1

Project Title

S7CAS-PLEIADES-CARTE-MERE

Global Project

Pleiades

Size

11x17

Group

01

Revision

1.00

Date

13/01/2026

Sheet

12

of

17


Filename

S7CAS-PLEIADES-CARTE-MERE\_P01\_FPGA-BANK1.SchDoc


Designers

Mathieu Desautels (DESM1210)  
Mathys Plante (PLAM1001)  
Jonathan Bouchard


## FPGA




## DECOUPLAGE FPGA



## USB



## FLASH






- Ajout de ESD pour la protection
  - Protection isolé pour le VBUS
  - Condensateur 2.5kV pour isolé les GND (même force que les isolateurs)
  - Paires différentiel sur le D+ et D-, avec des résistance de 24ohms (comme l'exemple)
  - Isolation du côté USB au lieu d'être du côté board (plus petit comme chip à partager du ISO de 6 fils)
  - If AES encryption is unused, VBATT can be tied to either, VCCAUX or ground, or left unconnected.
  - VFS and RFUSE are tied to ground because we are not using Efuses
- M0 et M1 choisi pour avoir le mode SPI
  - Ajout d'une résistance de 20 ohms sur Q
  - Toute la logique de code est sur la BANK ainsi que toute la programmation

|                                                 |            |  |                                                                               |    |       |
|-------------------------------------------------|------------|--|-------------------------------------------------------------------------------|----|-------|
| Sheet Name                                      |            |  | FPGA - BANK 2                                                                 |    |       |
| Project Title                                   |            |  | S7CAS-PLEIADES-CARTE-MERE                                                     |    |       |
| Global Project                                  |            |  | Pleiades                                                                      |    |       |
| Size                                            | Group      |  | Revision                                                                      |    |       |
| 11x17                                           | 01         |  | 1.00                                                                          |    |       |
| Date                                            | 13/01/2026 |  | Sheet                                                                         | 13 | of 17 |
| Filename                                        |            |  | Designers                                                                     |    |       |
| S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK2.SchDoc |            |  | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |    |       |



FPGA

DECOUPLAGE FPGA



-Toute la DDR3 est sur cette BANK

|                                                 |            |  |                                                                               |    |       |
|-------------------------------------------------|------------|--|-------------------------------------------------------------------------------|----|-------|
| Sheet Name                                      |            |  | FPGA - BANK 3                                                                 |    |       |
| Project Title                                   |            |  | S7CAS-PLEIADES-CARTE-MERE                                                     |    |       |
| Global Project                                  |            |  | Pleiades                                                                      |    |       |
| Size                                            | Group      |  | Revision                                                                      |    |       |
| 11x17                                           | 01         |  | 1.00                                                                          |    |       |
| Date                                            | 13/01/2026 |  | Sheet                                                                         | 14 | of 17 |
| Filename                                        |            |  | Designers                                                                     |    |       |
| S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK3.SchDoc |            |  | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |    |       |




Diagram illustrating the pinout for the XC6SLX100-3FGG676C device, showing the connection of Bank 5 pins to the FPGA pins.


Power supply: 3V3

Bank 5 pins (Left side):

- B23: IO\_L1P\_A25\_5
- A23: IO\_L1N\_A24\_VREF\_5
- G20: IO\_L2P\_M5A13\_5
- G21: IO\_L2N\_M5A14\_5
- D23: IO\_L3P\_M5RESET\_5
- C24: IO\_L3N\_M5A11\_5
- F22: IO\_L4P\_M5CKE\_5
- H20: IO\_L4N\_M5A12\_5
- H21: IO\_L5P\_M5A8\_5
- H22: IO\_L5N\_M5A9\_5
- G22: IO\_L6P\_M5A10\_5
- E23: IO\_L6N\_M5A4\_5
- E24: IO\_L7P\_M5WE\_5
- G23: IO\_L7N\_M5BA2\_5
- G24: IO\_L8P\_M5A7\_5
- H18: IO\_L8N\_M5A2\_5
- G19: IO\_L9P\_M5BA0\_5
- B24: IO\_L9N\_M5BA1\_5
- A25: IO\_L10P\_M5A0\_5
- C25: IO\_L10N\_M5A1\_5
- C26: IO\_L11P\_M5CLK\_5
- B25: IO\_L11N\_M5CLKN\_5
- B26: IO\_L12P\_M5A3\_5
- K20: IO\_L12N\_M5ODT\_5
- K21: IO\_L13P\_M5A5\_5
- K22: IO\_L13N\_M5A6\_5
- IO\_L14P\_M5RASN\_5


Bank 5 pins (Right side):

- J22: IO\_L14N\_M5CASN\_5
- J23: IO\_L15P\_M5UDM\_5
- J24: IO\_L15N\_M5LDM\_5
- E25: IO\_L16P\_M5DQ4\_5
- E26: IO\_L16N\_M5DQ5\_5
- D24: IO\_L17P\_M5DQ6\_5
- D26: IO\_L17N\_M5DQ7\_5
- F24: IO\_L18P\_M5LDQS\_5
- F26: IO\_L18N\_M5LDQS\_5
- H24: IO\_L19P\_M5DQ2\_5
- H26: IO\_L19N\_M5DQ3\_5
- G25: IO\_L20P\_M5DQ0\_5
- G26: IO\_L20N\_M5DQ1\_5
- K24: IO\_L21P\_M5DQ8\_5
- K26: IO\_L21N\_M5DQ9\_5
- J25: IO\_L22P\_M5DQ10\_5
- J26: IO\_L22N\_M5DQ11\_5
- M24: IO\_L23P\_M5UDQS\_5
- M26: IO\_L23N\_M5UDQS\_5
- L25: IO\_L24P\_M5DQ12\_5
- L26: IO\_L24N\_M5DQ13\_5
- N25: IO\_L25P\_M5DQ14\_5
- N26: IO\_L25N\_M5DQ15\_5
- L20: IO\_L26P\_5
- L21: IO\_L26N\_VREF\_5
- H19: IO\_L27P\_5
- J20: IO\_L27N\_5




|                                                 |       |          |                                                                               |  |  |
|-------------------------------------------------|-------|----------|-------------------------------------------------------------------------------|--|--|
| Sheet Name                                      |       |          | FPGA - BANK 5                                                                 |  |  |
| Project Title                                   |       |          | S7CAS-PLEIADES-CARTE-MERE                                                     |  |  |
| Global Project                                  |       |          | Pleiades                                                                      |  |  |
| Size                                            | Group | Revision |                                                                               |  |  |
| 11x17                                           | 01    | 1.00     |                                                                               |  |  |
| Date                                            | Sheet | of       |                                                                               |  |  |
| 13/01/2026                                      | 16    | 17       |                                                                               |  |  |
| Filename                                        |       |          | Designers                                                                     |  |  |
| S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK5.SchDoc |       |          | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |  |  |


FPGA



DECOUPLAGE VCCINT



DECOUPLAGE VCCAUX



| Table 2-1: Required PCB Capacitor Quantities per Device <sup>(1)(3)</sup> (Continued) |               |                                     |                          |                               |                               |                               |                               |                               |                               |           |  |
|---------------------------------------------------------------------------------------|---------------|-------------------------------------|--------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-----------|--|
| Package                                                                               | Device (XCSS) | V <sub>CCINT</sub> in µF            | V <sub>CCAUX</sub> in µF | V <sub>CC0</sub> Bank 0 in µF | V <sub>CC0</sub> Bank 1 in µF | V <sub>CC0</sub> Bank 2 in µF | V <sub>CC0</sub> Bank 3 in µF | V <sub>CC0</sub> Bank 4 in µF | V <sub>CC0</sub> Bank 5 in µF | Total (2) |  |
|                                                                                       |               | 100 4.7 0.47                        | 100 4.7 0.47             | 100 4.7 0.47                  | 100 4.7 0.47                  | 100 4.7 0.47                  | 100 4.7 0.47                  | 100 4.7 0.47                  | 100 4.7 0.47                  |           |  |
| FG(G)484: LX75                                                                        |               | 1 2 3 1 2 4 1 1 2 1 1 3 1 1 4 1 1 3 |                          |                               |                               |                               |                               |                               |                               | 33        |  |
| FG(G)484: LX75T                                                                       |               | 1 2 3 1 2 4 1 1 2 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               |                               |                               | 32        |  |
| FG(G)484: LX100                                                                       |               | 1 2 4 1 2 4 1 1 2 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               |                               |                               | 33        |  |
| FG(G)484: LX100T                                                                      |               | 1 2 4 1 2 4 1 1 2 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               |                               |                               | 33        |  |
| FG(G)484: LX150                                                                       |               | 2 3 6 1 2 4 1 1 2 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               |                               |                               | 37        |  |
| FG(G)484: LX150T                                                                      |               | 2 3 6 1 2 4 1 1 2 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               |                               |                               | 37        |  |
| FG(G)676: LX45                                                                        |               | 1 1 2 1 2 5 1 1 3 1 1 3 1 1 3 1 1 4 |                          |                               |                               |                               |                               |                               |                               | 33        |  |
| FG(G)676: LX75                                                                        |               | 1 2 3 2 3 6 1 1 3 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 45                            |           |  |
| FG(G)676: LX75T                                                                       |               | 1 2 3 1 2 5 1 1 3 1 1 2 1 1 3 1 1 2 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 40                            |           |  |
| FG(G)676: LX100                                                                       |               | 1 2 4 2 3 6 1 1 3 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 46                            |           |  |
| FG(G)676: LX100T                                                                      |               | 1 2 4 1 2 5 1 1 3 1 1 2 1 1 3 1 1 3 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 41                            |           |  |
| FG(G)676: LX150                                                                       |               | 2 3 6 2 3 6 1 1 3 1 1 3 1 1 3 1 1 3 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 50                            |           |  |
| FG(G)676: LX150T                                                                      |               | 2 3 6 1 2 5 1 1 3 1 1 2 1 1 3 1 1 2 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 45                            |           |  |
| FG(G)900: LX100T                                                                      |               | 1 2 4 2 3 6 1 1 3 1 1 3 1 1 3 1 1 4 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 47                            |           |  |
| FG(G)900: LX150                                                                       |               | 2 3 6 2 4 7 1 1 5 1 1 3 1 1 5 1 1 4 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   | 57                            |           |  |
| FG(G)900: LX150T                                                                      |               | 2 3 6 2 3 7 1 1 4 1 1 3 1 1 4 1 1 4 |                          |                               |                               |                               |                               | 1 1 2 1 1 2                   |                               |           |  |

|                                                |            |                                                                               |          |
|------------------------------------------------|------------|-------------------------------------------------------------------------------|----------|
| Sheet Name                                     |            | FPGA - ALIM                                                                   |          |
| Project Title                                  |            | S7CAS-PLEIADES-CARTE-MERE                                                     |          |
| Global Project                                 |            | Pleiades                                                                      |          |
| Size                                           | Group      | Revision                                                                      |          |
| 11x17                                          | 01         | 1.00                                                                          |          |
| Date                                           | 13/01/2026 | Sheet                                                                         | 17 of 17 |
| Filename                                       |            | Designers                                                                     |          |
| S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-ALIM.SchDoc |            | Mathieu Desautels (DESM1210)<br>Mathys Plante (PLAM1001)<br>Jonathan Bouchard |          |